Hi,<div><br></div><div>I&#39;ve been working for a while with the MSM and I&#39;m very impressed about it... congratulations for your work!!</div><div><br></div><div>I&#39;ve to say that I&#39;m not an expert on UML nor state machines and I think that my needs are a very common user-case... so I&#39;m probably missing something!</div>

<div><br></div><div>Basically what I need is a (reusable) Timer that, after a number of Clocks, it sends a TimeOut to the state machine, and when the Timer receives a Reset it restarts the counting of clocks.</div><div>(I want to also add a Pause or similar but this doesn&#39;t matter right now...)</div>

<div><br></div><div>So, the goal is that any (or all) of my states could be controlled by the Timer and if no events are received for a while a TimeOut will be (always) received/processed.</div><div><br></div><div>AFAIK there is no concept of timer/timeout in the MSM, but I found very straightforward to implement my idea with an Orthogonal Region with a single state Timer that receives Clock and Reset events and sends a TimeOut.</div>

<div>And it worked like a charm!!</div><div><br></div><div>But I found a problem with one of my states become a submachine...</div><div>The Timer::Reset action executes a fsm.process_event(Timer::Reset()), but this event is not processed.</div>

<div>I realized that &quot;fsm&quot; is the submachine and AFAIK there is no way to access to the parent(est) fsm...</div><div><br></div><div>So, is there a better or more standard way to implement a Timer/Timeout in UML/MSM?</div>

<div>And, although &quot;fsm&quot; is the submachine, why the no_transition function is not executed (this last seems a bug to me...).</div><div><div><br></div><div><br></div><div>Albert</div><div><br></div><div>PD: Do you think that has meaning that the MSM could have an &quot;on_timeout&quot; function for the states (like on_entry/exit?), or to have a timeout event like &quot;none&quot;... ok may be this sounds huge to implement and not so generic...</div>

<div><br></div>
</div>