|
Boost-Build : |
From: Vladimir Prus (ghost_at_[hidden])
Date: 2005-10-20 03:15:18
On Wednesday 19 October 2005 19:33, Alexey Pakhunov wrote:
> Reece Dunn wrote:
> > + # sh
> > + sh3 sh3dsp sh4 sh5
>
> Can these shXxx be expressed via combinations of <architecture>sh and
> different <address-model> and <instruction-set>?
Good question. Anybody has a semi-formal definition of <architecture> and
<instruction-set> features? I'm not quite sure how they mix together,
especially for power and mips architectures, that have a huge number of
instructions sets.
- Volodya
-- Vladimir Prus http://vladimir_prus.blogspot.com Boost.Build V2: http://boost.org/boost-build2
Boost-Build list run by bdawes at acm.org, david.abrahams at rcn.com, gregod at cs.rpi.edu, cpdaniel at pacbell.net, john at johnmaddock.co.uk